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ABSTRACT 
 Typically semiconductor materials used for photonic devices have been limited to 
those exhibiting a direct bandgap. In order to incorporate indirect bandgap and non-
semiconducting materials, extensive research efforts have been put into developing 
hybrid photonic devices, which consist of different materials for the light emitting region 
and the substrate.  
 In this dissertation, a post-fabrication bonding technique for integrating 
semiconductor vertical cavity surface emitting lasers (VCSELs) onto hybrid substrates is 
demonstrated. This approach provides flexibility regarding the choice of device 
fabrication and hybrid substrate materials. Light output versus injected current and 
applied voltage characteristics of lasers are measured before and after the transfer 
process. VCSEL arrays transferred onto Si substrate show that the transfer technique does 
not degrade the laser performance. VCSEL transfer onto a polyethylene terephthalate 
(PET) substrate allows for flexible arrays, but with degraded performance due to 
excessive thermal dissipation. A VCSEL array with an area of 1.0 x 1.2 mm2 is 
transferred onto a Cu substrate which has a higher thermal conductivity compared to both 
GaAs and PET. For the transfer bonding process, the final device yield is enhanced by 
including an etch stop layer in the epitaxial wafer. In order to study the effect of the 
thermal conductivity of the substrate on the dissipation of heat from the VCSELs, we 
present a simple VCSEL electro-thermal model, in which an agreement is obtained 
between simulation and experiment for lasing wavelength with varying laser diameter. 
Using this model, the thermal limitations of the VCSEL output on different substrates is 
discussed 
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CHAPTER 1 
INTRODUCTION 
 
 A semiconductor light amplification by stimulated emission of radiation (laser) 
device consists of a gain medium surrounded by two reflectors that form an optical 
cavity. A typical structure of a semiconductor laser in an edge-emitting configuration is 
shown in figure 1.1(a) where semiconductor epitaxial layers form the gain region as well 
as a wave guide and cleaved facets at each end function as reflectors. The laser emission 
occurs from light within the cavity transmitting through the cleaved facet. The drawback 
of the edge-emitting laser configuration is that the cleaved facets and emission beam 
profile make it difficult to integrate the lasers into a system and/or couple the light into 
optical fiber and therefore requires expensive packaging techniques [1].  
 To overcome these major drawbacks of edge-emitting lasers, the vertical cavity 
surface emitting laser (VCSEL) configuration was proposed by Iga from the Tokyo 
Institute of Technology in 1978 [2-3]. As the name indicates, VCSELs emit light along 
the direction that is perpendicular to the surface of the wafer as shown in figure 1.1(b). 
Since their inception, VCSELs have become an important type of light source and are 
widely used for applications in communications and sensing [4-5].  
 In order to fabricate photonic devices such as VCSELs, the choices of III-V 
compound semiconductor materials which exhibit a direct bandgap that can be used are 
limited to only a few choices. For instance, the materials used for fabricating VCSELs 
emitting at wavelengths ranging from 650 to 1000 nm are typically limited to GaAs- 
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Figure 1.1: Sketch of semiconductor laser diodes. (a) An edge-emitting laser and (b) a 
VCSEL. 
 
based compounds. The limitation on the choice of device materials also affects the 
functionality of VCSELs incorporated into microsystems. In order to overcome this 
problem, various heterogeneous integration approaches have been developed, such as 
epitaxial liftoff and transfer printing [6-8]. These techniques, however, adopt wafer 
bonding concepts which require additional fabrication steps to complete the device after 
the bonding process has occurred [9]. In this dissertation, a device bonding technique will 
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be demonstrated and characterized that incorporates fully fabricated VCSEL arrays which 
do not require additional processing after bonding, and their optical characteristics are 
maintained after the transfer process [10]. The transfer bonding technique allows 
flexibility in the choice of fabrication processes and hybrid substrate material selection, 
and it is applicable to any device material that is resistant to dichloromethane which is 
used to remove a sacrificial transfer media (Apizon W wax).  
 A major advantage of the transfer technique presented in this dissertation is that the 
process is well suited for hybrid integration of VCSELs onto non-semiconducting 
substrates. To demonstrate the transfer bonding method, VCSEL arrays fabricated on a 
GaAs substrate are integrated onto polyethylene terephthalate (PET) and copper 
substrates. VCSELs on PET demonstrate the possibility of flexible VCSEL arrays, 
whereas VCSELs transferred to substrates with high thermal conductivity should provide 
better heat management for enhanced device performance. Potential applications of 
transferred VCSEL arrays include high power conformal optical pumping sources [11], 
hybrid III-V lasers for silicon photonics and electronics [12], and as monochromatic light 
sources for biological microsystems. 
 
1.1 VCSELs 
 There has been significant research and development efforts directed toward 
VCSELs due to their inherent advantages as monochromatic light sources that include 
low divergence beam profile, low threshold current, single mode operation, efficient 
coupling to optical fibers, as well as the capability to fabricate two-dimensional laser 
arrays using standard batch processes. Shown in figure 1.1(b) is a cross-sectional 
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schematic of a conventional VCSEL, comprised of an active region placed between two 
high reflectivity distributed Bragg reflector (DBR) mirrors that are epitaxially grown and 
doped with impurities that are either n-type or p-type. The thickness of each layer in the 
DBR is usually λ/(4n) where λ is the free space wavelength and n is the refractive index 
of the layer material. Reflected light goes through a phase shift of 180° when it travels 
from low to high index materials. Thus, to have constructive interference from multiple 
interfaces, the thickness of each layer can be a quarter wavelength.  
 Regarding the choice of materials for the DBR, reflectivity and stop band spectral 
width of the DBR mirror should be considered. Reflectivity of a DBR structure is 
determined by the number of periods in the DBR and the index contrast between the 
layers. To have high reflectivity, the DBR should have a sufficiently large number of 
periods of high and low index material layers. The stop band of the DBR which is the 
spectral width of DBR reflectance increases with the index contrast between the high and 
low index layers of the DBR [13-14]. Thus, a large index contrast is required for a 
spectrally wide stop band exhibiting a large reflectivity. However, it should be noted that 
careful consideration in the selection of index contrast is required because the 
accompaning large differences in the material index create large energy band offsets at 
the interfaces, inducing potential barriers which result in high series resistance for current 
transport. To reduce series resistance, the DBRs are typically designed to be linearly 
compositionally graded [15-16].  
 For the active region of the VCSEL, multiple quantum wells emitting at the 
wavelength of interest are inserted between the top and the bottom DBR mirrors. The 
spectral region of the optical gain in laser systems is determined by the quantum well 
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band gap and the dimension of the quantum well material in the active region. The length 
of the optical cavity, or the distance between the DBR mirrors, must be an integer 
multiple of λB/2, where λB is the Bragg wavelength satisfying the cavity resonance 
condition for the emitted light. The emitted light is then determined by the spectral 
overlap of the laser gain and the cavity resonance wavelengths. Because the separation of 
the cavity resonance wavelengths is inversely proportional to the length of the cavity, the 
short cavity length associated with VCSEL devices exhibit large separation between the 
resonance wavelengths, so only one resonance overlaps with the laser gain. This 
microcavity laser characteristic of the VCSEL enables single longitudinal optical mode 
operation. 
 
1.2 Background 
 Recently, significant research efforts have been focused toward the development of 
hybrid lasers, that is semiconductor lasers that are bonded to dissimilar materials, 
especially for photonic integrated circuits [17-18]. Because of the difficulties associated 
with making high performance active optical components using silicon or germanium 
materials which are used with standard electronic devices such as complementary metal-
oxide-semiconducator transistors, hybrid photonics achieved from wafer bonding 
processes have been considered as a key enabler for photonics integrated technology [19-
21]. 
 There has been significant interest in the development of heterogeneous epitaxial 
structures by growing widely lattice mismatched heteroepitaxial wafers, but none of these 
techniques have been widely adopted to date [22]. Instead, an alternate method, called 
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wafer bonding, which provides more flexiblity has been proposed and developed. Major 
research efforts have been directed toward the attachment of epitaxial semiconductor 
layers onto an arbitrary substrate at low temperature and pressure. Especially for VCSEL 
devices, low temperature and pressure are required during the transfer bonding process 
because wafers for VCSEL devices are made of multiple epitaxial layers that are prone to 
damage or impurity diffusion during such circumstances. Generally, the performance of a 
laser is limited when operated under the condition of high temperature and high electrical 
power [23]. Thus, hybrid lasers (lasers that are removed from its original wafer and 
transferred/bonded onto a substrate of a different material) on a substrate with low 
thermal conductivity require proper dissipation of generated heat. For instance, hybrid 
lasers bonded using divinylsiloxane-benzocyclobutene (DVS-BCB) often exhibit thermal 
dissipation problems because of the low thermal conductivity of BCB (kBCB = 0.3 
W/(mK)). To overcome this problem, a heat sink structure has been used to achieve 
room-temperature laser operation [24]. As with any lasers, the performance of VCSELs 
has long been known to degrade due to the temperature dependence of the spectral 
alignment between the microcavity optical resonance and quantum well gain bandwidth 
[25]. There have been numerous studies on the thermal properties of VCSELs [26-27]. 
However, most of the prior work focused on thermal properties near the lasing threshold 
to study the physics of device performance [28]. 
 
1.3 Scope of the Dissertation 
 The scope of this dissertation is the design, fabrication, hybrid bonding process, and 
characterization of VCSELs and VCSEL arrays transferred onto hybrid substrates. 
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Electro-thermal modeling using the finite element method (FEM) is performed to 
optimize VCSEL designs. 
 The design and modeling of heterogeneously bonded VCSELs are discussed in 
Chapter 2. It begins with the design overview of two types of structures, one with a single 
top contact and the other with two addressable contacts with a stepped mesa. A single top 
contact structure is used to demonstrate a VCSEL array with all of the devices in the 
array operating in parallel. For this structure, the host substrate is required to be 
conductive so it can serve as the common contact. On the other hand for VCSELs with 
two top addressable contacts, a wider range of materials for the substrate can be used 
because it does not need to be conductive. However, parallel operation for two-contact 
devices requires additional processing steps. For both contact approaches, the monolithic 
selectively oxidized VCSEL structure [25] is used for current and light confinement in 
this dissertation. 
 For the oxide-confined VCSELs, the size of the oxide aperture is an important 
parameter because it transversely confines current and optical modes. The VCSEL 
performance is limited by device temperature because the cavity resonance and laser gain 
shifts to a longer wavelength with increasing temperature. Because the rate of wavelength 
shift for the laser gain is slower than the rate for the cavity resonance, continued increase 
in temperature results in a reduction of spectral overlap and the laser performance 
degrades. Thus, thermal conductivity of the substrate material is important for VCSEL 
performance. To model how the substrate material affects the operation temperature of 
the VCSELs, a finite element method (FEM) simulation is used to obtain a three-
dimensional thermal profile of the device. For the simulation, DBR layers of the VCSEL 
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are modeled as a bulk semiconductor with calibrated parameters. The increase in the 
lasing wavelength is obtained from the VCSEL electro-thermal model, where the results 
show good agreement especially near the maximum injected power operation.  
 Chapter 3 describes the VCSEL fabrication steps and bonding process used to 
transfer the fully fabricated devices onto a different host substrate. The epitaxial wafer 
used for devices with a single top contact has an etch stop layer and a buffer layer 
between the GaAs substrate and the epitaxial layers. The inclusion of the etch stop and 
buffer layer significantly increases the final device yield after the transfer bonding 
process. The VCSEL transfer process is demonstrated by transferring single-contact 
devices onto a gold covered copper substrate deposited with In and devices with two top 
contacts are transferred onto the PET substrate. 
 The results of modeling and characterization of VCSELs bonded to a 
heterogeneous substrate are discussed in Chapter 4. In order to obtain guidance for the 
oxide aperture dimension that provides optimized performance, maximum output power 
of VCSELs with varying oxide aperture are measured experimentally. The maximum 
output power of VCSELs increases linearly with increased aperture size. However, the 
maximum output power eventually saturates and starts to drop off because of the current 
crowding effect on the edges of the aperture.  
 To investigate the effect of substrate materials on the device performance, the 
three-dimensional temperature profile for the VCSEL is calculated using the electro-
thermal finite-element method (FEM) modeling. The temperature of the device calculated 
from the FEM model can be translated to the corresponding laser emission wavelength 
and compared to measured VCSEL data. The emission wavelength of GaAs quantum 
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well and InGaAs quantum well VCSELs are known to red-shift at a rate of 0.06 nm/K 
and 0.07 nm/K, respectively. The results of the temperature calculation based on the rate 
of emission wavelength shift show that heat generated from VCSELs on Cu substrate 
dissipates better than on the GaAs substrate; thus it is expected that VCSELs on a 
substrate with high thermal conductivity will exhibit a higher maximum output power. 
On the other hand, substrates with lower thermal conductivity such as PET have poor 
heat dissipation properties, so performance of devices transferred onto such substrates is 
expected to be limited in terms of the maximum achievable output power.  
 The light output measurements obtained from VCSELs transferred onto PET 
substrate show good agreements with the results from FEM simulation, in which the 
output power saturates at lower power with smaller input current. Because the 
characterization of VCSELs transferred onto Si substrate shows that the transfer bonding 
process itself does not degrade device performance, it can be concluded that VCSEL 
device performance is affected by the thermal dissipation properties of the host substrate. 
To transfer the VCSEL arrays, a new design with a single top contact and a wafer with an 
additional etch stop layer are adopted. The results from the experiment show that all of 
the VCSEL elements in the array with an area of 1 x 1.2 mm2 can be transferred. A 
degradation in device performance after the transfer process onto Cu substrates exhibiting 
higher thermal conductivity is found because of the contact quality. For a single contact 
VCSEL transfer, the bottom of the device serves as a contact so the host substrate 
requires a metal layer which forms an ohmic contact with the epitaxial layers of VCSEL. 
In this case the surface roughness associated with the In layer deposited on the Cu 
substrate does not provide a good contact, thus causing a degradation of the electrical and 
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optical characteristics after the transfer process. 
Chapter 5 provides a summary of this dissertation and suggests future directions 
of study. 
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CHAPTER 2 
DESIGN AND MODELING 
 
2.1 Device Overview 
 For all semiconductor VCSELs, there can be hundreds of different epitaxial layers 
with differing compositions and/or impurity types and concentrations. Moreover the 
structures that are used to form VCSEL devices can take a variety of forms. To 
incorporate all of these layers in their many device structure manifestations would require 
sophisticated models and extensive computational detail which would likely obscure 
some general properties and/or trends. Hence in this work simplified VCSEL models are 
developed. Schematics of the VCSEL device design pursued in this dissertation are 
shown in figure 2.1, where mesa structures are formed in the VCSEL epitaxial layers, 
which were then transfer bonded to host substrates. In this dissertation, two types of 
oxide confined VCSEL designs are investigated. The first type of device has a mesa 
structure with a single top contact as shown in figure 2.1(a), while the second device 
structure has a stepped mesa structure with two addressable anode and cathode contacts 
as shown in figure 2.1(b). In this chapter, details of VCSEL device designs, the 
dimensions and materials, as well as the simulation models are discussed. 
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Figure 2.1: Schematic of VCSELs with (a) a mesa and a single top contact and (b) a stepped 
mesa structure and two addressable contacts. 
 
2.2 Device Design 
 For designing VCSELs in general, the length of the optical cavity between the two 
reflectors is set to a dimension equal to an integer of a half-wavelength of the intended 
light in the material in which it propagates. In this manner, laser operation to emit a 
single longitudinal mode occurs from the resultant optical confinement [29]. For 
transverse mode confinement, there are various methods which include confining the 
injected current through air-post structures (figure 2.2(a)), or creating apertures formed 
by selective ion implantation (figure 2.2(b)) and selective oxidation in the VCSEL (figure 
2.2(c)). The air-post geometry was used in the first VCSELs that demonstrated electrical 
pumping, where reactive ion etching was performed to physically form pillar structures 
on the epitaxial layers [25]. Electrical pumping was thus demonstrated for the first time 
with air-post VCSELs, but a high threshold current density was required for device 
operation due to surface optical scattering occurring from the sidewalls. In addition as 
described in more detail later, the thermal properties of air-post VCSELs are degraded 
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Figure 2.2: Schematic of VCSELs structures of different types of transverse optical and 
electrical confinement. (a) Air-post VCSEL, (b) ion-implanted VCSEL, and (c) selectively 
oxidized VCSEL. 
 
due to the lack of semiconductor heat sinking materials. Another method to address 
transverse mode confinement involves implantation of high-energy protons to form a 
compensated region (the implant aperture) around the center of the VCSEL. The 
implantation process causes damage and disorder in the crystal lattice, which create an 
aperture of high resistance which will funnel the injected current within the center region 
[30-31]. For this method, the implanted regions have to be carefully designated to avoid 
lattice damage in the active region which could lead to degraded optical gain.  
 In the mid 1990s, VCSEL designs utilizing a confinement aperture formed through 
an oxidation process were demonstrated [32]. In these devices, the oxide-confined 
aperture is made from selective oxidation of a high aluminum content layer within the 
DBR structure. Similar to the aperture formed through an implantation process, the oxide 
layers create a contrast in the electrical conductivity within the device, which leads to a 
confinement of the injected electrical current through the aperture as well as confinement 
of the optical field. Because the characteristics of a VCSEL device are sensitive to the 
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size of the oxide aperture, the oxidation rate should be controlled precisely. The 
selectively oxidized VCSEL design provides several advantages, including the lack of 
lattice damage from implantation processes and the dimension of the confinement 
aperture can be controlled with higher precision. 
  One objective of the research described in this thesis is to create a VCSEL array 
that is flexible in one direction with all of the VCSEL elements operated in parallel. For 
this purpose, we fabricated VCSEL devices with a single top contact configuration as 
shown in figure 2.1(a) and used an epitaxial wafer designed to operate at an emission 
wavelength of 980 nm. Figure 2.3 shows the schematic of a device fabricated from the 
epitaxial wafer, which consists of a p-type top DBR mirror, n-type bottom DBR mirror, 
and an active region in between. The DBR structures consist of 24 and 41 alternating 
pairs of Al0.9Ga0.1As/Al0.12Ga0.88As for the top and bottom DBR mirrors, respectively. A 
high aluminum content layer, Al0.98Ga0.02As, was placed above the active region in the p-
type DBR mirror to serve as the oxide aperture layer. Also included in this epitaxial 
wafer is a layer of InGaP with a 220 nm thick GaAS buffer layer inserted after the bottom 
DBR mirror to create an etch stop layer for the substrate removal process which will be 
described in Chapter 3. 
             
Figure 2.3: Schematic of the VCSEL structures with etch stop and buffer layers.  
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 The other type of VCSEL design presented in this dissertation is the configuration 
with two addressable contacts. As shown in figure 2.1(b), this structure has a stepped 
mesa with a top and a bottom pillar of different sizes. The top mesa is etched through the 
top DBR and the active region and into the lower DBR mirror to the fourth period of the 
n-type DBR, stopping at the low aluminum content layer. The n-type contact was 
patterned and deposited on this layer since it has a low aluminum content with high 
doping concentration. For this structure, an epitaxial wafer designed for 850 nm emission 
wavelength was used. The DBR structures in the wafer consists of an alternating 22 and 
34 pairs of Al0.9Ga0.1As/Al0.12Ga0.88As for the top and the bottom reflectors, respectively. 
A 30 nm thick oxide aperture Al0.98Ga0.02As layer was inserted right above the active 
region which consists of three quantum wells with Al0.3Ga0.7As barriers. 
 
2.3 Modeling 
 The electro-thermal model that has been developed for simulation of 
heterogenously bonded VCSELs is next described [33]. A finite element method (FEM) 
simulation (COMSOL Multiphysics) is first used to perform three-dimensional modeling 
of the injection current transport through oxide confinement apertures within the VCSEL 
structures. The DBR mirror layers in the devices are modeled as a bulk semiconductor 
material with homogeneous electrical and thermal impedance properties [28]. The input 
parameters used in the model are listed in Table 2.1. The current flow within the VCSEL 
structure is described by the Poisson equation: 
      ∇•(∇V) = − ρ/ ε      (2.1) 
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Table 2.1 Model Material Parameters 
Layer Electrical Conductivity (S/m) Thermal Conductivity (W/(mK)) 
P-DBR (bulk) 1,792 14 
N-DBR (bulk) 24,000 14 
Oxidation 1×10-12 27 
GaAs Substrate 24,000 55 
PET Substrate 1×10-21 0.2 
Si Substrate 1.56×10-3 149 
Gold 45.6×106 317 
 
where V is the electric potential, ρ is the charge density, and ε is the permittivity. In this 
simulation, only the series resistance intrinsically contributes to the ohmic voltage drop. 
Hence in order to account for the diode turn-on voltage, an offset voltage term is added in 
the simulation to account for the diode operation. A portion of the energy from the input 
current is used to generate spontaneous and stimulated emission in the VCSEL, but much 
of the electron energy is dissipated as Joule heating during current transport. Thus, an 
increase in the current injection leads to the internal junction temperature of the laser to 
rise, which in turn causes the refractive index of the material to increase and the band gap 
to decrease, resulting in the laser gain spectrum shifting to longer wavelengths with 
respect to the microcavity optical resonance [25, 34]. For example, for 850 nm VCSELs 
with a GaAs quantum well VCSEL, the laser gain shifts approximately 0.27 nm/K and 
the cavity resonance shifts 0.06 nm/K [35]. Thus, the resulting wavelength of the lasing 
emission red-shifts at a rate of 0.06 nm/K, with the gain generating the light red-shifting 
at a greater rate. By the same mechanism, the 980 nm laser with InGaAs quantum wells 
red-shifts at 0.07 nm/K. Figure 2.4 shows how the spectral overlap between the cavity 
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resonance and the laser gain changes as temperature increases. At low injection current 
(figure 2.4(a)), the peak wavelength of the laser gain starts out shorter than the 
wavelength of the cavity resonance. As the temperature increases, the maximum value of 
gain eventually overlaps the optical resonance. At this temperature where a maximum 
overlap occurs (figure 2.4(b)), the threshold is reduced to approximately its minimum 
value due to the increased gain that is available. As the temperature of the device 
increases further, the laser gain maximum shifts away from the cavity resonance thereby 
reducing the overall effective gain and the VCSEL performance degrades as shown in 
figure 2.4(c). For sufficiently high temperature (figure 2.4(d)), the optical gain shifts so 
far from the cavity resonance that lasing can no longer be supported, and the VCSEL 
stops lasing. 
 The operation temperature profile for the VCSEL is obtained using the thermal 
diffusion equation given by: 
      Q = −k∇T       (2.2) 
where Q is the heat source, k is the thermal conductivity, and T is the temperature. The 
value of the heat source, Q, is given by the dissipated power from the electric analysis 
 
Figure 2.4: Schematic of the interaction between the cavity resonance and the laser gain as 
temperature changes. Temperature increases from (a) to (d). The laser gain peak wavelength 
increases faster as temperature increases. As a result, the overlap is reduced and the laser 
performance degrades.  
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and the temperature profile over the structure is calculated from the thermal diffusion 
equation. The parasitic heating arises from the Joule heating so the entire device is 
modeled as the heat source. The heat transfer and energy dissipation information is used 
to solve the thermal diffusion equation. Thus the temperature over the structure is 
calculated at a given current density based on the material parameters and geometry.  
 In the model, the current is injected through the top mesa surface, and hence the 
current density is calculated by dividing the injected current by the area of the top 
surface. The surface area of the current injection is obtained by taking into account the 
partial oxidation of high aluminum content layers in the DBR structures as shown in 
figure 2.5. The oxidation rate ratio between Al0.98Ga0.02As and Al0.9Ga0.1As for this 
particular wafer is measured to be 18.5:3.  
 
 
Figure 2.5: Cross-sectional view of scanning electron microscope (SEM) image of selectively 
oxidized mesa. The mesa is etched through n-type DBR. While the oxide layer is oxidized 
18.5 μm, high aluminum layers in DBR are oxidized 3 μm.  
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 For the heat diffusion simulation, the Dirichlet boundary condition is used for the 
outer surface except the bottom of the substrate. Under the Dirichlet boundary condition, 
the gradient of the temperature on the outer surface of the device structure is set as a 
thermal insulator. On the bottom surface of the substrate, the temperature is set as 300 K 
because the substrate is relatively large compared to the VCSEL device and the substrate 
is placed onto a sample platform of the probe station which acts as a large heat sink.  
 Figure 2.6 shows the simulation result of the three-dimensional color map of the 
device temperature generated by a COMSOL Multiphysics program, which was sliced 
through the yz-plane to show the details. A color scale bar on the right indicates the 
corresponding temperature value for each color. 	  
 
Figure 2.6: Three-dimensional color map of device temperature generated by a COMSOL 
Multiphysics program, sliced through the center of the yz-plane. Each side of the top mesa is 
42 μm and each side of the oxide aperture is 7 μm. 
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 Figure 2.6 indicates that the highest temperature occurs within the oxide aperture 
area. The resonance	  wavelengths	  of	   the	  980	  nm	  and	  850	  nm	  VCSELs	  red-­‐shift	  at	  a	  rate	  of	  0.7	  nm/K	  and	  0.6	  nm/K,	  respectively.	  The	  increase	  in	  temperature	  is	  taken	  from	   the	   simulation	   results	   and	   converted	   to	   corresponding	   shifts	   in	   the	   lasing	  wavelengths,	  which	  were	  then	  added	  to	  the	  wavelength	  offset	  which	  is	  picked	  at	  the	  rollover	  point	  of	  measured	  data.	  
 Figure 2.7 shows the measured and simulated results of the lasing wavelength 
(determined by the cavity resonance [36]) as a function of injected power (arising from 
current injection) for oxide confined VCSELs on their native GaAs substrates with oxide 
aperture sizes of 7, 11, and 15 µm. Note that the VCSEL mesa dimensions were also 
changed in the calculation for the different oxide aperture sizes. The comparison plot in 
figure 2.7 shows good agreement between the electro-thermal model and experimental 
measurements near VCSEL operation at maximum power, but not at low injected power. 
 
Figure 2.7: Simulated (solid lines) and measured (symbols) lasing wavelength as a function 
of injected power of oxide-confined VCSELs with various aperture sizes. 
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The discrepancy in the low injection power regime can be attributed to the fact that part 
of the injected power is used to generate light output. The efficiency for generation of 
light is higher at lower injected power and therefore the assumption that the injected 
power is equal to the dissipated power, does not hold at low power range. Thus, the 
comparison plot in figure 2.7 validates the electro-thermal model, near maximum power 
operation.  
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CHAPTER 3 
FABRICATION 
 In this chapter, the fabrication procedure of oxide-confined VCSELs and the 
process used to transfer them onto foreign substrates are discussed. The fabrication steps 
for two different VCSEL configurations will be described in Section 3.1, followed by the 
post-process bonding method in Section 3.2. The processing procedure in greater detail is 
given in the Appendices. All of the fabrication steps are performed in the cleanroom of 
the Micro and Nanotechnology Laboratory at the University of Illinois at Urbana-
Champaign. 
 
3.1 Fabrication of VCSELs 
 The cross-section schematics of the fabrication process flow for the VCSELs are 
shown in figure 3.1 and figure 3.2. The epitaxial VCSEL wafer consists of multiple 
layers of alternating semiconductor layers grown on top of a GaAs substrate to form top 
and bottom distributed Bragg reflector (DBR) mirrors and the active region which is in 
between the mirrors by metal organic vapor phase epitaxy. The DBR mirrors are formed 
of repeating layers of Al0.12Ga0.88As/Al0.9Ga0.1As. For selective oxidation, a high 
aluminum content layer consisting of Al0.98Ga0.02As is inserted above the active region. 
The VCSEL epitaxy for 850 nm emitting lasers contains two GaAs quantum wells within 
the active region, whereas the active region of the 980 nm VCSEL contains three InGaAs 
quantum wells. 
 23	  
 To start the VCSEL array fabrication, photolithography is performed on the 
epitaxial wafer to define the top metal contact for the p-type DBR. Layers of 15nm of Ti 
and 150 nm of Au are then deposited, followed by a liftoff procedure to remove 
photoresist and complete the top metal contacts. To define the mesa structure, 400 nm of 
SiO2 is deposited on the wafer using plasma-enhanced chemical vapor deposition 
(PECVD), which is subsequently patterned by photolithography and Freon (CF4) reactive 
ion etching (RIE). After removing the photoresist layer, the mesa structure is formed by 
etching the wafer with inductively coupled plasma (ICP) RIE, using the patterned SiO2  
 
 
Figure 3.1: Diagram of the fabrication process for oxide-confined VCSELs with a single top 
contact: (a) lift-off of top contact and deposition of SiO2; (b) definition of etch mask; (c) etch 
semiconductor mesa through bottom DBR; and (d) formation of oxide aperture.  
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layer as an etching mask. Different process steps are then performed to obtain the two 
different contact configurations of the VCSEL structures. 
 To fabricate VCSELs with a single top contact, the wafer is etched through the 
epitaxial layers down to the GaAs substrate during the ICP-RIE process. The devices are 
then completed by performing a wet oxidation process at 410 °C for 23 minutes, to 
anneal the top metal contact and to selectively form a buried oxide aperture in the 
epitaxial layer with high aluminum content located above the active region [25]. 
 
 
 
Figure 3.2: Diagram of the fabrication process for oxide-confined VCSELs with two 
contacts: (a) lift-off of top contact and deposition of SiO2; (b) definition of etch mask; (c) 
etch semiconductor mesa into the bottom DBR; (d) patterning and deposition of bottom 
metal; (e) formation of oxide aperture; and (f) mask definition and etch of second messa into 
substrate. 
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 To fabricate VCSEL devices with two addressable anode and cathode contacts, the 
epitaxial layers are etched down to the fourth period of the n-type bottom DBR mirror 
during the ICP-RIE process to form the top mesa structure. Then the process steps as 
previously described are repeated to define the metal contact for the bottom DBR at the 
base of the VCSEL mesa. The AuGe/Ni/Au contact for the bottom n-type mirror is 
defined by photolithography using a thick photoresist, followed by metal deposition and 
lift-off. To define the bottom mesa structure enclosing the top mesa, 400 nm of SiO2 
layer is deposited on the wafer and patterned by performing another photolithography 
process using a thick photoresist, followed by Freon RIE. Then, the ICP-RIE process is 
performed again to etch through the VCSEL epitaxial layers into the GaAs substrate. As 
with the VCSEL devices with a single top contact, a wet oxidation process at 410 °C for 
23 minutes was used to anneal both metal contacts and form a selective oxide aperture in 
the high aluminum content layer located above the active region within the top mesa. 
 
3.2 Post-Process Bonding 
 A variety of techniques for bonding III-V semiconductors to hybrid carrier 
substrates have been reported in literature, and include direct wafer bonding [37], plasma-
assisted bonding [38-39], benzocyclobutene bonding [40], Au/In bonding [41-42], and 
van der Waals bonding [43]. However, most of these techniques are incorporated into the 
device fabrication process steps which can often limit subsequent processing (for 
example due to a thermal budget) and/or limit the material choice for the hybrid 
substrate. In this section, we describe a transfer process first reported by Yablonovitch et 
al. [44], that uses a solid polymer, Apizon W, as a transfer media. The GaAs thin film is 
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separated by wet etching a sacrificial layer and bonded onto glass slide by van der Waals 
bonding which derives from the intermolecular forces between the film and the hybrid 
substrate. This technique has been adopted here for the VCSEL arrays, to gain flexibility 
in terms of the choice of the hybrid substrate material and to allow optimization of the 
VCSEL fabrication without influence by the substrate material. 
 Figure 3.3 depicts the process used to transfer the VCSEL devices. First, a solid 
polymer, Apizon W, is placed over the VCSEL array substrate which is then put on a hot 
plate operating at 125 °C, where the polymer melts and reflows over the sample. After 
removing the sample from the hot plate to cool and solidify the wax, it is placed in an 
acid bath containing a 5:1 volume ratio of citric acid to H2O2 for approximately 35 hours 
to selectively remove the approximately 750 µm thick GaAs substrate, stopping at the 
AlGaAs layers of the bottom DBR [45]. During the substrate wet etching process, the  
 
 
Figure 3.3: Diagram of the process for transferring VCSEL device onto foreign substrates. 
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etchant is replaced with fresh solution every 10 hours. After the GaAs substrate etching is 
complete, the sample containing the remaining VCSELs embedded within the wax is 
rinsed using DI water and subsequently placed onto a host substrate without drying, in 
order to make use of the surface tension associated with water to increase the bonding 
force [43, 46-47]. After the transfer, a gentle pressure is manually applied to remove 
excess water and the sample is left for 24 hours to dry the excess water. Finally the 
hybridly bonded sample is placed in a methylene chloride solvent for 20 minutes to 
remove the wax. 
  During the development of this transfer process, several fabrication issues 
relating to the device yield after the bonding process had to be addressed. Initially, the 
yield of bonding process was less than 10%, due to the non-uniformity of the substrate 
etching process. The etch rates of GaAs and Al0.3Ga0.7As in the etchant (citric acid: H2O2 
5:1) are 3140 Å/min and 27 Å/min [48]. However, as shown in figure 3.4(c), etching 
occurs faster at the edges of the GaAs substrate with such a large degree of non-
uniformity that the selectivity between GaAs and DBR layers is not sufficienct. Figures 
3.4(a) and 3.4(b) show VCSEL mesas embedded in wax that was over-etched and under-
etched, respectively. In the under-etched case shown in figure 3.4(b), the isolation 
between mesas is not achieved since the VCSELs are still connected through the 
substrate that has not been removed. In this case, the reduction of the van der Waals force 
causes the piece of thin epitaxial layers to be washed off during the wax removal. In the 
case of over-etched mesas in figure 3.4(a), the devices were washed away in the wax 
etchant because the VCSEL structures are recessed into the wax, and hence they do not 
contact the host substrate surface during the bonding onto a new substrate. 
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Figure 3.4: (a) Optical microscope image of substrate over-etched VCSELs in wax, (b) 
microscope image of substrate under-etched VCSELs in wax, and (c) picture after substrate 
etching. 
 To address the issue of non-uniform substrate etching, an etch stop layer (10 
nm of InGaP) and a buffer layer (220 nm GaAs) was inserted between the device layer 
and the bulk substrate. The insertion of the etch stop layer improves the yield of the 
transfer process as it can be observed in figure 3.5, which shows the VCSEL arrays 
during the process of the substrate etching. 
 After the etch process, the sample with an etch stop layer was transferred onto 
a gold coated Cu plate coated with In. To deposit In onto the Cu plate, In foil is placed on 
the top surface of the Cu plate and melted using a hot plate at 120 °C. Figure 3.6 shows 
fully fabricated devices bonded onto a Cu substrate. The orange box in the figure shows 
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Figure 3.5: Substrate etching procedure for the sample with an etch stop layer. 
 
repeating sets in the sample. VCSELs transferred onto this plate have a single top contact 
so the In layer additionally needs to serve as an electrical contact. Thus, the contact 
quality between the mesa and the In surface is very important. A fully fabricated VCSEL 
array transferred onto the In covered Au/Cu plate is shown in figure 3.7. All mesas in the 
1.2 mm by 1 mm area were bonded well onto the Cu substrate. The yield improves 
compared to the wafer without the etch stop layer, however, the etch stop layer is not 
 
 
Figure 3.6: VCSEL arrays transferred onto the In/Au/Cu plate. The orange box in the image 
indicates the location of repeating sets of the VCSEL array. 
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Figure 3.7: Optical microscope image of a fully fabricated VCSEL array bonded to a Cu 
plate. 
 
thick enough so part of the sample is not transferred as well. Figure 3.8 shows the 
displaced mesas on Cu substrate due to improper substrate etching. The VCSEL 
characteristics are discussed in Chapter 4, and improvements for the bonding process that 
should lead to improved performance are discussed in Chapter 5. 
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Figure 3.8: Optical microscope image of a displaced mesa array bonded to Cu. 
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CHAPTER 4 
RESULTS AND CHARACTERIZATION 
 
4.1 VCSEL Modeling 
 One of the most important parameters which control the performance of oxide-
confined VCSELs is the size of the oxide aperture. For example, a smaller aperture 
allows for a low threshold current and better device efficiency. On the other hand, 
VCSELs with a larger aperture can achieve higher maximum output power. For oxide-
confined VCSELs fabricated as discussed in Chapter 3 which remain on their native 
GaAs substrate, measurement of the maximum output power as a function of the diameter 
of the oxide aperture is shown in figure 4.1(a). The maximum output power increases 
linearly as oxide aperture increases but it starts to decrease at an aperture of 
approximately 30 μm oxide. This is because of the current crowding effect, where the 
injected current does not uniformly spread across the gain region due to the large lateral 
distance from the contact edge to the center of the VCSEL, leading to a limit on the 
device output power. On the other hand, devices with larger oxide aperture have better 
heat dissipation as shown in figure 4.1(b) which shows the measured rate of temperature 
difference per dissipation power as a function of oxide aperture size. In this dissertation, 
an oxide diameter of 19 μm is selected for VCSELs emitting at 980 nm in order to 
operate it at high power and while VCSELs emitting at 850 nm, an oxide aperture 
diameter of 4 μm was selected for higher efficiency. 
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Figure 4.1: (a) Maximum output power of VCSELs of various oxide apertures. (b) The shift 
in temperature per electrical dissipation power as a function of oxide aperture size. 
 
In this dissertation, the VCSEL transfer process was performed on two types of 
host substrates. The first is a Cu substrate intended for high power VCSEL arrays and the 
second is a PET substrate intended for flexible VCSELs arrays. To model the device 
performance on Cu and PET substrates, a thermal-electric analysis as described in 
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Chapter 2 is performed using a finite-element method simulation (COMSOL). The results 
from the FEM modeling are shown in figure 4.2, where the emission wavelengths of 
VCSELs on GaAs, Cu, and PET substrates are plotted as a function of the dissipated 
power. The emission wavelength from a VCSEL on a Cu substrate is plotted along with  
 
 
Figure 4.2: Comparison of simulated values of lasing wavelength of a VCSEL on (a) Cu 
substrate and (b) PET substrate as a function of dissipated power. 
 35	  
the emission wavelength of a device on its native GaAs substrate as a function of the 
dissipated power in figure 4.2(a). In figure 4.2(b), the emission wavelengths of a VCSEL 
on PET and on the native GaAs substrate are potted as a function of power dissipated. 
The nominal emission wavelengths of VCSELs on Cu and PET are 980 nm and 850 nm, 
respectively. The emission wavelength of a VCSEL on Cu changes at a slower rate 
compared to a VCSEL on GaAs substrate, indicating that the temperature of the device is 
lower for the same amount of dissipated power. The lower rate of temperature increase is 
attributed to the Cu substrate having a larger thermal conductivity than GaAs, leading to 
a better heat dissipation. On the other hand, if VCSELs are placed on a substrate that has 
a lower thermal conductivity than the native GaAs material, the heat generated from the 
device does not dissipate well, which leads to an increase in the device temperature. This 
is shown in figure 4.2(b), where a device on PET exhibits poor heat dissipation property 
and thus the rate of emission wavelength or device temperature increase with respect to 
the power dissipated in the device is higher. 
 
4.2 Characterization 
In order to demonstrate that the transfer technique does not degrade the laser 
performance, VCSEL arrays were transferred onto a Si substrate and characterized. 
Figure 4.3 shows images of a lasing VCSEL and a VCSEL array transferred onto a gold-
coated Si wafer. Figure 4.4 shows a comparison of the light-voltage-current 
characteristics of a VCSEL before and after transfer to the Si substrate. The maximum 
output power of the VCSEL before the bonding process was approximately 5 mW at 13 
mA of input current with a threshold current of 0.4 mA. The maximum output power  
 36	  
 
Figure 4.3: Optical image of (a) a lasing VCSEL after transfer and (b) transferred VCSEL 
array on gold covered Si wafer. 
 
 
Figure 4.4: (a) LIV characteristic of VCSEL on the original substrate. (b) LIV characteristic 
of VCSEL after transfer onto gold covered Si substrate. 
 
after bonding was 4.3 mW at 11 mA of input current with a threshold current of 0.3 mA. 
The small differences in the threshold current and maximum output power before and 
after bonding demonstrates that the bonding process does not degrade the VCSEL 
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performance. Note that the lack of heat sinking from the removal of the GaAs substrate 
for the transferred VCSEL was restored by the Au-coated Si substrate. 
 In order to investigate the feasibility of flexible VSSEL arrays, a 200 μm thick 
polyethylene terephthalate (PET) sheet was used as a target substrate for the transfer 
process. Before the transfer, approximately 1 μm thick SiO2 (with thermal conductivity of 
0.6 to 1.7 W/(mK)) was first deposited on the PET sheet to augment its low thermal 
conductivity (0.24 W/mK) and to improve the bonding surface. Figure 4.5 shows a 
completed image of a VCSEL array transferred onto a flexible PET sheet. Figure 4.6 
presents the lasing characteristics of VCSELs before and after transfer to the PET 
substrate. The maximum output power of a VCSEL before the transfer process was 4.8 
mW with 12.6 mA of input current and a threshold current of 0.4 mA. After the transfer  
 
 
Figure 4.5: Optical photograph of VCSEL arrays bonded to flexible polyethylene 
terephthalate (PET). Insets: close-up image of a VCSEL array and operating VCSEL. 
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Figure 4.6: Lasing characteristics of a VCSEL with 4 μm diameter oxide aperture (a) before 
and (b) after transfer onto SiO2 coated PET substrate. 
 
process, maximum output power was reduced to 1.4 mW with an input current of 4.2 mA 
input current and a threshold current of 0.4 mA. Note that only the maximum power and 
the current at maximum power changed. As current increases above the lasing threshold, 
the internal junction temperature of the laser increases which red-shifts the lasing 
wavelength beyond an optimum point, and the device performance starts to degrade. 
Therefore, the early rollover or decrease in the maximum output power of the VCSEL 
observed after the transfer process can be attributed to the inability of the PET substrate 
to dissipate heat. 
The junction temperature at the current providing the maximum output power of a 
VCSEL can be determined by measuring the spectral shift of the lasing wavelength from 
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threshold maximum power. Because the lasing wavelength of a VCSEL on the original 
GaAs substrate operated at maximum power was red-shifted by 10 nm compared to 
threshold, the rollover temperature is estimated to be 190 °C (ambient temperature 25 
°C). In a similar fashion, the device temperature of 175 °C was estimated from the 
emission wavelength emitted from VCSEL array on PET substrate (with +/- 10 % error). 
The similar rollover temperature for both VCSELs estimated in figure 4.6 is consistent 
with the fact that the operating temperature at rollover should be retained regardless of 
the substrate material. Plotted in figure 4.7 are the simulated and measured laser emission 
wavelength for VCSELs operating at different input power, which shows the influence of 
the substrate thermal conductivity and VCSEL performance. Because heat generated by 
the VCSEL cannot be sufficiently dissipated on a PET substrate with lower thermal 
conductivity, the same operation temperature (and thus laser wavelength) is reached as 
for the VCSEL on GaAs on Au-coated Si substrates. It should be noted that the transfer 
technique described in this dissertation is applicable to any material that is resistant to 
dichloromethane (needed for wax removal). Therefore a target substrate material 
exhibiting a higher thermal conductivity would enable VCSEL arrays to be operated at a 
higher input current and subsequently higher light output power. 
To investigate the effect of the thermal conductivity of the substrate and to check 
if the device performance can be improved, optical characteristics of VCSELs on Cu 
substrates are simulated and demonstrated. Cu has a higher thermal conductivity of 401 
W/(mK) so it is expected to have higher maximum output power compared to VCSELs 
on GaAs substrate. Figure 4.8 shows the estimation of how much the device performance 
can be enhanced on a Cu substrate due to its higher thermal conductivity. To make a 
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Figure 4.7: Comparison of simulated (solid lines) and measured (symbols) values of the 
lasing wavelength of a VCSEL on (a) GaAs substrate and (b) PET substrate as a function 
of dissipated power. 
 
quantitative estimation, light output power of a VCSEL on a GaAs substrate with 7 µm 
oxide aperture (42 µm mesa) is measured with a varying input current, from 0 mA to 25 
mA. Then, the operating temperature of a VCSEL with the same geometry but on a Cu 
substrate is calculated using COMSOL Multiphysics. The device performance is known 
to start to degrade at 390 K based on the light output power versus wavelength 
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measurement. The input current is noted when the device on the Cu substrate reaches the 
degradation temperature. The VCSEL devices on the GaAs substrate can emit light up to 
5.5 mW with a 20 mA input current and the same device on Cu is expected to emit light 
up to 6.6 mW at 23 mA input current, which is an increase in output power of ~22%. To 
demonstrate this performance enhancement, VCSEL arrays on a GaAs substrate are 
transferred onto a Cu substrate. However, as mentioned in Chapter 3, the surface 
roughness of the In/Au/Cu substrate as a contact was too high, leading to the decrease in 
electrical and optical characteristics after transfer (figure 4.9). 
 
 
Figure 4.8: Light output power as a function of injected current for VCSEL devices on 
GaAs and Cu substrates. The red curve is measured data from a VCSEL on its native 
GaAs substrate. The blue curve is an estimation based on the rollover trend of the 
measured data and device temperature calculation on the Cu substrate.  
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Figure 4.9: Lasing characteristics of a VCSEL with 19 μm diameter oxide aperture with 
54 μm mesa (a) before and (b) after transfer onto Cu substrate and (c) comparison of light 
output. 
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CHAPTER 5 
SUMMARY 
 
5.1 Main Results 
In this dissertation, we have demonstrated a transfer technique for bonding 
semiconductor VCSEL arrays onto hybrid substrates. The post-processing fabrication 
method enables flexibility of choice both for the fabrication process and the hybrid 
substrate selection. Here we have fabricated oxide-confined VCSELs and have 
transferred arrays onto the non-semiconductor substrates of flexible PET and Cu. 
To predict the relationship between substrate material and VCSEL performance, 
we have developed an electro-thermal VCSEL model where the Poisson and thermal 
diffusion equations are solved to calculate temperature increase of the VCSEL from Joule 
heating. We have simulated the self-heating and thermal rollover effects of VCSELs and 
the simulation results match well with the experimental data. VCSELs transferred onto a 
Si substrate exhibit device performance equivalent to their native GaAs substrate, 
indicating that the transfer process does not degrade the laser operation. By comparison, 
VCSELs transferred onto PET substrates exhibited inferior performance arising from low 
thermal conductivity and thus flexible VCSEL arrays on PET will require heat 
management. Enhanced VCSEL performance with higher light output power can be 
expected for VCSELs transferred to a substrate with higher thermal conductivity. VCSEL 
arrays on the Cu substrates, however, showed degraded performance because of the 
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electrical contact problem between the hybrid substrate and the transferred VCSEL. 
Nevertheless, the yield of the bonding process was improved by inserting an etch stop 
layer. However, additional improvements need to be made to the fabrication process to 
overcome the contact problem which will be required to achieve a two-dimensional 
VCSEL array that can be operated in parallel for high output power. 
 
5.2 Future Work 
As mentioned in the previous chapter, one of the major goals for the VCSEL 
transfer process is to enable high power operation of the VCSEL arrays by utilizing a 
substrate that provides large thermal dissipation. For this application, the device transfer 
process needs to be done on VCSEL arrays with all of the devices electrically connected 
as shown in figure 5.1. The figure shows high power VCSEL arrays of (a) seven circular, 
(b) nine rectangular, (c) nine square, and (d) 16 square element VCSEL arrays [49]. 
By placing the VCSEL arrays on a foreign substrate that has a larger thermal 
conductivity than its native GaAs substrate, higher levels of output power could be 
achieved. As described in the previous chapter, VCSEL performance in terms of the 
maximum output power is limited by its ability to dissipate heat generated during the 
operation [9], [50]. Although it is not utilized in the work presented in this dissertation, 
diamond substrates, used commercially as a heat sink, show significant promise as a host 
substrate material for the high power VCSEL transfer process. Figure 5.2 presents the 
result of the FEM simulation of device temperature under varying dissipated power. 
Thermal conductivities of the materials for the simulation are GaAs DBR with 14 
W/(mK), GaAs substrate with 55 W/(mK), and diamond (commercial heat sink material) 
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Figure 5.1: Top-view image of the high power VCSEL arrays with (a) seven circular, (b) nine 
rectangular, (c) nine square, and (d) 16 square elements. 
 
with 2000 W/(mK). The result of the simulation shows that the operation temperature for 
the VCSEL devices on the diamond substrate is lower by 20 to 30 K compared to the 
devices on the GaAs substrate. The rate of temperature increases per dissipated power for 
devices on the diamond substrate is 0.74 K/mW compared to 1.51 K/mW on the GaAs 
substrate. 
Compared to an isolated VCSEL, proper dissipation of heat becomes more critical 
in the case of the VCSEL array because of the thermal cross-talk between individual 
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Figure 5.2: FEM simulation of VCSEL temperature as a function of the dissipated power for 
devices on GaAs and diamond substrates. 
 
devices, where the flow of heat between neighboring devices could affect its temperature 
[51-52]. In order to investigate the effect of the thermal cross-talk on the temperature of 
the individual devices, FEM simulation is performed on VCSEL arrays with varying 
center-to-center distance ranging from 60 μm to 300 μm. The mesa diameter and oxide 
aperture diameter of the VCSELs were kept constant at 46 μm and 7 μm, respectively. 
Figure 5.3 shows schematic of the device array used in the simulation. Figure 5.4 shows 
the result where the temperature of 2 x 2 VCSEL arrays on GaAs and diamond substrates 
are plotted as a function of varying pitch under same input current of 16 mA. For the 
VCSEL array on a GaAS substrate, it can be seen from the plot that the operation 
temperature is higher for the array with a smaller spacing. Based on the results for the 
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GaAs substrate, the device performance is affected for center-to-center distance between 
the devices that less than 200 μm. However, for the VCSEL array on a diamond 
substrate, no thermal cross-talk (0.05 K is within error range) is observed for devices with 
a center-to-center distance down to 60 μm (14 μm gap between the devices). Therefore 
utilizing the transfer technique described in this dissertation, more densely packed 
VCSEL arrays with individual device emitting at higher output power can be realized, 
which may enable new high power applications for VCSELs. 
 
 
 
Figure 5.3: A schematic of 2 x 2 array for simulation. 
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Figure 5.4: Temperature of 2 x 2 VCSEL arrays as a function of varying pitch on GaAs and 
diamond substrates. The mesa diameter and oxide aperture diameter of the VCSELs were 
kept constant at 46 μm and 7 μm, respectively under the same input current of 16 mA. 
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APPENDIX A 
 
Process Follower:  Bonded VCSELs with One 
Top Contact 	  	  Sample	  Name:	  nLight	  A6719	  	  
Sample	  Preparation	  0.______	  Cleave:	   	   	   ☐	  	  Cleave,	  clean	  	   	   	   	   	   	   	  
Top	  Contact	  (pull	  tab	  mask!!!)	  1.______	  Top	  Metal	   	   	   ☐	  	  	  	  Degrease	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  Photolithography:	   	   ☐	  	  	  	  Dehydration	  Bake:	  125	  °C	  for	  3	  min	  
☐	  	  	  	  AZ4330	  Spin:	  500	  rpm	  for	  3	  sec;	  5000	  rpm	  for	  30	  sec	  	  
☐	  	  	  Backside	  Swab	  	   	   	   	   	   ☐	  	  	  	  Bake:	  95°C	  for	  90	  sec	  	  	   	   	   	   	   ☐	  	  	  	  Edge	  Bead	  Mask:	  Aligner	  C	  for	  2	  min	  Time:	  __________	  	   	   	   	   	   ☐	  	  	  	  AZ400K	  Develop:	  1	  min	  Time:	  __________	  	   	   	   	   	   ☐	  	  	  	  Mask	  “1”:	  Aligner	  A	  for	  27	  sec	  	   	   	   	   	   	   Time:	  __________	  	   	   	   	   	   ☐	  	  	  	  AZ400K	  Develop:	  70	  sec	  Time:	  __________	  	  2.______	  Top	  Metal	  Deposition:	   ☐	  	  O2	  Plasma:	  300	  W	  for	  2	  min	  
☐	  	  Rinse	  in	  flowing	  DI	  for	  10	  min	  
☐	  	  Dip	  in	  1:10	  NH4OH:DI	  for	  15	  sec	  	   	   	   	   	   ☐	  	  Target:	  150	  Å	  Ti	  /	  1500	  Å	  Au	  	   	   	   	   	   	   Actual:	  	  _____	  Å	  Ti	  /	  _____	  Å	  Au	   	   	  	   	   	   	   	   	   	  3.______	  Metal	  Liftoff:	   	   	   ☐	  	  Boiling	  Acetone:	  40	  oC	  for	  15	  min	  	   	   	   	   	   ☐	  	  O2	  Plasma:	  300	  W	  for	  10	  min	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Mesa	  Etch	  4._____SiO2	  Deposition:	   	   ☐	  	  Degrease	  	   	   	   	   	   ☐	  	  ~	  4000	  Å	  (18	  min	  at	  220	  Å/min)	  	   	   	   	   	   	   Time:	  ______min;	   Thickness:	  _______	  	  5.______	  Mesa	   	   	   	   ☐	  	  	  Degrease	  	  	  	  	  	  	  	  	  	  	  	  	  	  Photolithography:	   	   ☐	  	  	  Dehydration	  Bake:	  110	  °C	  for	  3	  min	  
☐	  	  	  HMDS	  Spin	  
☐	  	  	  AZ5214	  Spin:	  500	  rpm	  for	  3	  sec;	  4000	  rpm	  for	  30	  sec	  
☐	  	  	  Backside	  Swab	  
☐	  	  	  Swab	  Corners	  (if	  not	  doing	  edge	  bead)	  
☐	  	  	  Bake:	  110	  °C	  for	  45	  sec	  
☐	  	  	  Mask	  :	  Aligner	  A	  for	  27	  sec	  Time:	  __________	  
☐	  	  	  	  AZ327MIF	  Develop:	  45	  sec	  	   Time:	  __________	  
☐	  	  	  	  Bake	  125	  °C	  for	  60	  sec	  	  6.______	  SiO2	  Etch:	   	   	   ☐	  	  CF4	  for	  10	  min	  	   	   	   	   	   	   Time:	  _____min	  	  	   	   	   	   	   ☐	  	  Remove	  PR	  mask	  
☐	  	  Alpha	  Step:	  __________	  
☐	  	  O2	  Plasma	  for	  10	  min	  	  7._____ICP-­‐RIE	  Etch:	   	   	   ☐	  	  Clean	  	   	   	   	   	   	   -­‐	  Temp:	  20	  °C	  	   	   	   	   	   	   -­‐	  O2:	  20	  sccm	  	   	   	   	   	   	   -­‐	  Pressure:	  10	  mT	  	   	   	   	   	   	   -­‐	  RF1:	  200	  W	  	   	   	   	   	   	   -­‐	  RF2:	  500	  W	  	   	   	   	   	   	   -­‐	  Time:	  60	  min	  
☐	  	  Pre-­‐dep:	  use	  SiCL4	  recipe	  
☐	  	  Etch	  	   -­‐	  Same	  as	  pre-­‐dep	  recipe	  	   	   	   	   	   	   -­‐	  Etch	  through	  substrate	  	   	   	   	   	   	   Time:__________	  	  	  Alpha	  Step:____________	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  8.______Oxidation:	   	   	   ☐	  	  Do	  calibration	  run	  using	  small	  sample	  	   	   	   	   	   ☐	  	  Approx	  rate	  =	  0.75	  µm/min	  	   	   	   	   	   ☐	  	  Desired	  Pinchoff:	  __________	  	  	   	   	   	   	   ☐	  	  Test	  Pinchoff:	  __________	  	   	   	   	   	   ☐	  	  Real	  Oxidation	  Rate:	  __________	  	   	   	   	   	   ☐	  	  For	  Full	  Sample:	  	  Time:	  ________	  	   	   	   	   	   	   Pinchoff:	  ________	  	  	  Rate:	  ________	   	  	  9.______	  SiO2	  mask	  removal:	   	   ☐	  	  Freon	  14	  (CF4)	  for	  <	  4000	  Å	  (15	  min)	  	   	   	   	   	   	   Time:	  _______min	  
☐	  	  Remove	  PR	  mask	  	  10.______Test:	  	  	   	   	   ☐	  	  Measure	  LIV	  and	  WL	  or	  cleave	  small	  piece	  	  
Host	  Substrate	  Prep	  11._____In	  deposition:	   	   ☐	  	  Melt	  on	  In	  foils	  on	  Cu	  substrate	  at	  125	  °C	  	   	   	   	   	   	   (gently	  press	  after	  cool	  down)	  	  
Substrate	  Bonding	  12._____Bonding:	   	   	   ☐	  	  Melt	  on	  Apiezon	  W	  wax	  at	  125	  °C	  	   	   	   	   	   ☐	  	  Remove	  substrate	  in	  Citric	  acid:H2O2	  (5:1)	  	   	   	   	   	   	   -­‐	  ~30	  hours	  	   	   	   	   	   	   Time:	  ______	  	   	   	   	   	   ☐	  	  Gently	  press	  onto	  new	  substrate	  	   	   	   	   	   	   -­‐	  leave	  in	  dry	  box	  overnight	  	   	   	   	   	   ☐	  	  Remove	  wax	  in	  methylene	  chloride	  	   	   	   	   	   	   -­‐	  20	  min	  soak	  	   	   	   	   	   	   -­‐	  wait	  overnight	  before	  proceeding	  	   	   	   	   	   ☐	  	  Clean	  in	  O2	  plasma	  for	  10	  min	  	  13._____Test:	   	   	   	   ☐	  	  LIV	  and	  WL	  at	  different	  injection	  current	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APPENDIX B 
 
Process Follower:  Bonded VCSELs with Two 
Top Contacts 	  	  Sample	  Name:	  IQE	  7-­‐20	  	  
Sample	  Preparation	  0.______Cleave:	   	   	   ☐	  	  Cleave,	  clean	  	   	   	   	   	   	   	  
Top	  Contact	  (pull	  tab	  mask!!!)	  1.______Top	  Metal	   	   	   ☐	  	  	  	  Degrease	  Photolithography:	   	   ☐	  	  	  	  Dehydration	  Bake:	  125	  °C	  for	  3	  min	  
☐	  	  	  	  AZ4330	  Spin:	  500	  rpm	  for	  3	  sec;	  5000	  rpm	  for	  30	  sec	  	  
☐	  	  	  Backside	  Swab	  	   	   	   	   ☐	  	  	  	  Bake:	  95	  °C	  for	  90	  sec	  	  	   	   	   	   ☐	  	  	  	  Edge	  Bead	  Mask:	  Aligner	  C	  for	  2	  min	  Time:	  __________	  	   	   	   	   ☐	  	  	  	  AZ400K	  Develop:	  1	  min	  Time:	  __________	  	   	   	   	   ☐	  	  	  	  Mask	  “1”:	  Aligner	  A	  for	  27	  sec	  	   	   	   	   	   	   Time:	  __________	  	   	   	   	   ☐	  	  	  	  AZ400K	  Develop:	  70	  sec	  Time:	  __________	  	  2.______Top	  Metal	  Deposition:	   ☐	  	  O2	  Plasma:	  300	  W	  for	  2	  min	  Rinse	  in	  flowing	  DI	  for	  10	  min	  Dip	  in	  1:10	  NH4OH:DI	  for	  15	  sec	  	   	   	   	   	   ☐	  	  Target:	  150	  Å	  Ti	  /	  1500	  Å	  Au	  	   	   	   	   	   	   	   Actual:	  	  _____	  Å	  Ti	  /	  _____	  Å	  Au	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3.______Metal	  Liftoff:	   	   	   ☐	  	  Boiling	  Acetone:	  40	  oC	  for	  15	  min	  	   	   	   	   	   ☐	  	  O2	  Plasma:	  300	  W	  for	  10	  min	  	  
Mesa	  Etch	  4._____SiO2	  Deposition:	   	   ☐	  	  Degrease	  	   	   	   ☐	  	  ~	  4000	  Å	  (18	  min	  at	  220	  Å/min)	  	   	   	   	   	   	   Time:	  ______min;	   Thickness:	  _______	  	  5.______Mesa	  	   	   	   	   ☐	  	  	  Degrease	  Photolithography:	   	   ☐	  	  	  Dehydration	  Bake:	  110	  °C	  for	  3	  min	  
☐	  	  	  HMDS	  Spin	  
☐	  	  	  AZ5214	  Spin:	  500	  rpm	  for	  3	  sec;	  4000	  rpm	  for	  30	  sec	  
☐	  	  	  Backside	  Swab	  
☐	  	  	  Swab	  Corners	  (if	  not	  doing	  edge	  bead)	  
☐	  	  	  Bake:	  110	  °C	  for	  45	  sec	  
☐	  	  	  Mask	  :	  Aligner	  A	  for	  27	  sec	  Time:	  __________	  
☐	  	  	  	  AZ327MIF	  Develop:	  45	  sec	  Time:	  __________	  
☐	  	  	  	  Bake	  125	  °C	  for	  60	  sec	  	  6.______SiO2	  Etch:	   	   	   ☐	  	  CF4	  for	  10	  min	  	   	   	   	   	   	   Time:	  _____min	  	  	   	   	   	   	   ☐	  	  Remove	  PR	  mask	  
☐	  	  Alpha	  Step:	  __________	  
☐	  	  O2	  Plasma	  for	  10	  min	  7._____ICP-­‐RIE	  Etch:	   	   	   ☐	  	  Clean	  	   	   	   	   	   	   -­‐	  Temp:	  20	  °C	  	   	   	   	   	   	   -­‐	  O2:	  20	  sccm	  	   	   	   	   	   	   -­‐	  Pressure:	  10	  mT	  	   	   	   	   	   	   -­‐	  RF1:	  200	  W	  	   	   	   	   	   	   -­‐	  RF2:	  500	  W	   	   	   	   	  	   	   	   	   	   -­‐	  Time:	  60	  min	  
☐	  	  Pre-­‐dep:	  use	  SiCL4	  recipe	  
☐	  	  Etch	  	   	   	   	   	   	   -­‐	  Same	  as	  pre-­‐dep	  recipe	  	   	   	   	   	   	   -­‐	  Etch	  through	  contact	  layer	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Time:__________	  	  	  Alpha	  Step:____________	  8.______SiO2	  mask	  removal:	   	   ☐	  	  Freon	  14	  (CF4)	  for	  <	  4000	  Å	  (15	  min)	  	   	   	   	   	   ☐	  	  Time:	  _______min	  
☐	  	  Remove	  PR	  mask	  
☐	  	  Alpha	  Step:____________	  	  
N-­type	  Contact	  9.______N-­‐type	  Metal	   	   	   ☐	  	  	  	  Degrease	  Photolithography:	   	   ☐	  	  	  	  Dehydration	  Bake:	  125	  °C	  for	  3	  min	  
☐	  	  	  	  AZ9260	  Spin:	  500	  rpm	  for	  3	  sec;	  5000	  rpm	  for	  30	  sec	  	  
☐	  	  	  Backside	  Swab	  	   	   	   	   	   ☐	  	  	  	  Bake:	  110	  °C	  for	  5	  min	  	  
☐	  	  	  	  Edge	  Bead	  Mask:	  Aligner	  C	  for	  4	  min	  Time:	  __________	  	   ☐	  	  	  	  AZ421K	  Develop:	  1	  min	  Time:	  __________	  
☐	  	  	  	  Mask	  “1”:	  Aligner	  C	  for	  1.5	  min	  Time:	  __________	  	   	   	   ☐	  	  	  	  AZ421K	  Develop:	  1.5	  min	  Time:	  __________	  	  10.______Bottom	  Metal	  Deposition:	   ☐	  	  O2	  Plasma:	  300W	  for	  2	  min	  
☐	  	  Rinse	  in	  flowing	  DI	  for	  10	  min	  
☐	  	  Dip	  in	  1:10	  NH4OH:DI	  for	  15	  sec	  	   	   	   	   	   ☐	  	  Target:	  400	  Å	  AuGe	  /	  200	  Å	  Ni	  /	  1500	  Å	  Au	  	   	   	   	   	   	  	  	  	  	  	  Actual:	  	  _____	  Å	  AuGe/	  _____	  Å	  Ni	  /	  _____	  Å	  Au	  	   	  11.______Metal	  Liftoff:	   	   ☐	  	  Boiling	  Acetone:	  40	  oC	  for	  15	  min	  	   	   	   	   	   ☐	  O2	  Plasma:	  300	  W	  for	  10	  min	  	  
Oxidation	  12.______Oxidation:	   	   	   ☐	  	  Do	  calibration	  run	  using	  small	  sample	  	   	   	   	   	   ☐	  	  Approx	  rate	  =	  0.75	  µm/min	  	   	   	   	   	   ☐	  Desired	  Pinchoff:	  __________	  	  	   	   	   	   	   ☐	  Test	  Pinchoff:	  __________	  	   	   	   	   	   ☐	  	  Real	  Oxidation	  Rate:	  __________	  	   	   	   	   	   ☐	  	  For	  Full	  Sample:	  	  Time:	  ________	  	   	   	   	   	   	   Pinchoff:	  ________	  	  	  Rate:	  ________	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2nd	  Mesa	  Etch	  13._____SiO2	  Deposition:	   	   ☐	  	  Degrease	  	   	   	   ☐	  	  SiO2	  	  (slow	  process):	  4000	  Å	  for	  22	  min	  	   	   	   	   	   	   Time:	  ______min;	   Thickness:	  _______	  	  14._____2nd	  Mesa	   	   	   ☐	  	  	  Degrease	  Photolithography:	   	   ☐	  	  	  Dehydration	  Bake:	  110	  °C	  for	  3	  min	  
☐	  	  	  AZ9260	  Spin:	  500	  rpm	  for	  3	  sec;	  5000	  rpm	  for	  30	  sec	  
☐	  	  	  Backside	  Swab	  
☐	  	  	  Swab	  Corners	  (if	  not	  doing	  edge	  bead)	  
☐	  	  	  Bake:	  110	  °C	  for	  5	  min	  
☐	  	  	  Edge	  Bead	  Mask:	  Aligner	  C	  for	  4	  min	  
☐	  	  	  AZ421K	  Develop:	  1	  min	  Time:	  __________	  
☐	  	  	  Mask:	  Aligner	  C	  for	  1.5	  min	  Time:	  __________	  
☐	  	  	  	  AZ421K	  Develop:	  1.5	  min	  	   	   Time:	  __________	  
☐	  	  	  	  Bake	  125	  °C	  for	  60	  sec	  	  15.______SiO2	  Etch:	   	   	   ☐	  	  CF4	  for	  10	  min	  	   	   	   	   	   	   	   Time:	  _____min	  	  	   	   	   	   	   ☐	  	  Remove	  PR	  mask	  
☐	  	  Alpha	  Step:	  __________	  
☐	  	  O2	  Plasma	  for	  10	  min	  	  16._____ICP-­‐RIE	  Etch:	  	   	   ☐	  	  Clean	  	   	   	   	   	   	   -­‐	  Temp:	  20	  °C	  	   	   	   	   	   	   -­‐	  O2:	  20	  sccm	  	   	   	   	   	   	   -­‐	  Pressure:	  10	  mT	  	   	   	   	   	   	   -­‐	  RF1:	  200	  W	  	   	   	   	   	   	   -­‐	  RF2:	  500	  W	  	   	   	   	   	   	   -­‐	  Time:	  60	  min	  
☐	  	  Pre-­‐dep:	  use	  SiCL4	  recipe	  	  
 61	  
	  
☐	  	  Etch	  	   -­‐	  Same	  as	  pre-­‐dep	  except:	  	   	   	   	   	   	   -­‐	  Etch	  through	  substrate	  Time:__________	  	  	  Alpha	  Step:____________	  	  17.______SiO2	  mask	  removal:	  	   ☐	  	  Freon	  14	  (CF4)	  for	  <	  4000	  Å	  (15	  min)	  	   	   	   	   	   ☐	  	  Time:	  _______min	  
☐	  	  Remove	  PR	  mask	  18.______Test:	  	  	   	   	   ☐	  	  Measure	  LIV	  and	  WL	  or	  cleave	  small	  piece	  	  
Substrate	  Bonding	  19._____Bonding:	   	   	   ☐	  	  Melt	  on	  Apiezon	  W	  wax	  at	  125	  °C	  	   	   	   	   	   ☐	  	  Remove	  substrate	  in	  Citric	  acid:H2O2	  (5:1)	  	   	   	   	   	   	   	   -­‐	  ~30	  hours	  	   	   	   	   	   	   	   Time:	  ______	  	   	   	   	   	   ☐	  	  Gently	  press	  onto	  new	  substrate	  	   	   	   	   	   	   	   -­‐	  leave	  in	  dry	  box	  overnight	  	   	   	   	   	   ☐	  	  Remove	  wax	  in	  methylene	  chloride	  	   	   	   	   	   	   	   -­‐	  20	  min	  soak	  	   	   	   	   	   	   	   -­‐	  wait	  overnight	  before	  proceeding	  	   	   	   	   	   ☐	  	  Clean	  in	  O2	  plasma	  for	  10	  min	  	  20._____Test:	   	   	   	   ☐	  	  LIV	  and	  WL	  at	  different	  injection	  current	  
 
